

FIG 1



Gate	p (channel region)	Insulation/ dielectric
Webs (AT) (source region)	Poly-Si/ tungsten/WL	Drain region








FIG 2C








FIG 3B